What if All Memory Were Persistent

#magnetics #disk #mram #hdd #spin #hard #drives #density #recording
Share

Persistent memories are finding many uses in embedded devices and in various computing applications. NOR and SRAM have scaling limits that favor new memory technologies for smaller lithographic nodes such as MRAM and RRAM. In this talk we will explore important developments in memory technology including CXL and memory in chiplets that will transform computing. We will also look at how far persistent memories could go in the memory/storage hierarchy.

URL's will be emailed to registered attendees two days, two hours and two minutes before the start of the meeting.



  Date and Time

  Location

  Hosts

  Registration



  • Date: 23 Feb 2023
  • Time: 02:30 PM to 04:00 PM
  • All times are (UTC-08:00) Pacific Time (US & Canada)
  • Add_To_Calendar_icon Add Event to Calendar
If you are not a robot, please complete the ReCAPTCHA to display virtual attendance info.
  • Contact Event Host


  Speakers

Tom Coughlin of Coughlin Associates

Topic:

What if All Memory Were Persistent

Persistent memories are finding many uses in embedded devices and in various computing applications.  NOR and SRAM have scaling limits that favor new memory technologies for smaller lithographic nodes such as MRAM and RRAM.  In this talk we will explore important developments in memory technology including CXL and memory in chiplets that will transform computing..  We will also look at how far persistent memories could go in the memory/storage hierarchy.

Biography:

President, Coughlin Associates is a digital storage analyst and business/ technology consultant.  He has over 40 years in the data storage industry with engineering and senior management positions.  Coughlin Associates consults, publishes books and market and technology reports and puts on digital storage-oriented events.  He is a regular contributor for forbes.com and M&E organization websites.  He is an IEEE Fellow, 2023 IEEE President Elect, Past-President IEEE-USA, Past Director IEEE Region 6 and Past Chair Santa Clara Valley IEEE Section, and is also active with SNIA and SMPTE.