IEEE SPS Chapter Hyderabad Section organises A Two Workshop on Easy and Lazy Technical Writing: How to build a Solid Logic during 8th & 9th Sep. 2023

#IEEE #SPS #hyderabad #point #analysis #Slide #preparation#Introduction #Graph #design #Tips #in #drafting
Share

IEEE SPS Chapter Hyderabad Section organises A Two Workshop on Easy and Lazy Technical Writing: How to build a Solid Logic during 8th & 9th Sep. 2023


Greetings All!
IEEE SPS Chapter Hyderabad Section organises A Two Workshop on Easy and Lazy Technical Writing: How to build a Solid Logic

"The purpose of technical writing is to communicate information clearly and concisely to a specific audience." - John R. Trimble

This lecture presents how one should draft a paper with clear logic in a step-by-step manner that is disclosed nowhere else. There is a specific order of preparation to make the drafting most efficient. The highlight is a three-point analysis for which templates are provided to clarify the value, the trick, and a user benefit of the research. These three points naturally lead to a good paper title that can also be used in the abstract. Slides, which are useful for drafting a paper, not to mention a presentation, are then prepared, assuming a 10-15 minute presentation. It helps the author build a solid logic for the paper, which directly benefits the author(s) by making reviewers understand the point of the paper easily and clearly, leading to a higher review score. Some useful tips are scattered in the lecture. This technical writing method received the 2022 Distinguished Educational Practitioners Award from the Institute of Electrical, Information, and Communication Engineers (IEICE).

The course spans two days, each of which has two 90-min sessions. During the break, participants perform homework based on what they learned in the previous lecture session. The results will be reviewed in the following Session 2.

Speaker: 

Akihiko K. Sugiyama 
Dr. eng.,
Yahoo!, Japan Research

Akihiko Sugiyama (a.k.a. Ken Sugiyama), affiliated with Yahoo! JAPAN Research, has been engaged in a wide variety of research projects for consumer and network-system products through signal processing such as audio coding and interference/noise control. Prior to Yahoo Japan, he had a long career at NEC Central Research Laboratories as a research engineer. His team at NEC developed the world’s first all solid-state portable audio player, the Silicon Audio, in 1994. He has developed over 300 new contacts in the world-leading companies in two years for PoC (proof-of-concept) evaluations. He was representing Japan for the MPEG-1 through MPEG-4 standardization. He has been teaching at universities for 20 years and supervised 75 internship students.

He served as the Chair of Audio and Acoustic Signal Processing Technical Committee, Signal Processing Society (SPS), as an Associate Editor of IEEE Transactions on Signal Processing, as the Secretary and a Member at Large to the SPS Conference Board, as a member of the SPS Awards Board, as the Chair of SPS Japan Chapter, and a Technical Program Chair for ICASSP2012. Currently, he serves as a member of the IEEE Fellow Committee and the IEEE James Clerk Maxwell Medal Committee. He has contributed to 17 chapters of books and is the sole inventor or a co-inventor of 272 registered patents in the field of signal processing in Japan, US, EPC, China, Canada, Australia, Korea, and Taiwan as well as 6 registered trademarks in Japan and US. He received 21 awards including the 2002 IEICE Best Paper Award, the 2006 and 2018 IEICE Achievement Award, the 2013 Ichimura Industry Award, and the 2021 IEICE Distinguished Achievement and Contribution Award. He has delivered 176 invited talks in 87 cities of 31 countries. He is a past SPS Distinguished Industry Speaker, a Renowned Distinguished Speaker (The Rock Star) for Consumer Technology Society (CTS) and a past Distinguished Lecturer for SPS and CTS. He is a Fellow of IEEE, a Fellow and Honorary Member of IEICE and a member of APSIPA.

 
Date: 8th and 9th September 2023
Time: 10 A.M. - 4 P.M.
Venue: VNR Vignana  Institute of Engineering and Technology , Hyderabad 
Registration:
IEEE SPS Members- Free
IEEE Members- Rs.200
Non-IEEE Members- Rs.400
Link: https://forms.gle/gLtadVkzTiNBusct8
**Limited Seats Only**
Supported by SPS Chapter Student Branches of VNRVJIET,MECS,CBIT,BVRITW,VEC,SNIST,KGRCET & NMREC
"The goal of technical writing is to make the complex simple, the simple clear, and the clear concise." - David Kay
Don't miss this Wonderful opportunity!



  Date and Time

  Location

  Hosts

  Registration



  • Add_To_Calendar_icon Add Event to Calendar
  • VNR Vignana Jyothi Institute of Engineering & Technology
  • Bachupally
  • Hyderabad, Andhra Pradesh
  • India 500090
  • Building: B-Block

  • Contact Event Hosts
    • Dr. P. LaxmiNarayana|Chair, SPS  Chapter IEEE Hyderabad |laxminarayana@osmania.ac.in

      Dr. Y. Padma Sai| Vice-Chair, SPS  Chapter IEEE Hyderabad | padmasai_y@ieee.org

      Dr. I Sarat Chandra| Treasurer, SPS  Chapter IEEE Hyderabad |sharath.inguva@gmail.com

  • Starts 31 August 2023 04:23 PM UTC
  • Ends 08 September 2023 04:23 AM UTC
  • No Admission Charge






Agenda

Tentative agenda

Welcome to the guests
Introduction of the Speaker 

Akihiko K. Sugiyama, Dr. Eng., Yahoo! JAPAN Research



 

Day 1

Day 2

Session 1 (90 min)

Lecture: 3-point analysis, Slide preparation

Lecture: Introduction, Graph design, Tips in drafting

Break

Homework by participants

Homework by participants

Session 2 (90 min)

Drill: Review of 3-point analysis results by participants

Drill: Review of Abstract by participants





IEEE SPS Chapter Hyderabad Section organises A Two Workshop on Easy and Lazy Technical Writing: How to build a Solid Logic during 8th & 9th Sep. 2023



  Media

Workshop_Poster 765.46 KiB
IMG_4169 1.71 MiB
Report_IEEE_Workshop_VNR 677.48 KiB