IEEE CTS CAS/SSC Meeting: Memoryless Analog-to-Digital Conversion Using Delta-Sigma Modulators Without Reset

Share

Talk



  Date and Time

  Location

  Contact

  Registration



  • 201 East 24th St
  • Austin, Texas
  • United States 78712
  • Building: POB
  • Room Number: 2.402
  • Click here for Map

Staticmap?size=250x200&sensor=false&zoom=14&markers=30.2867487%2c 97
  • See link to map above. Occasionally you might find street level parking for free -- but watch out for the parking signs and restrictions. Another place to park is SJG, the San Jacinto Garage -- after 6PM, it is $7 to park all night.

  • Starts 13 April 2017 12:00 AM
  • Ends 05 May 2017 12:00 AM
  • All times are US/Central
  • No Admission Charge
  • Register


  Speakers

Topic:

Memoryless Analog-to-Digital Conversion Using Delta-Sigma Modulators Without Reset

Delta-Sigma architectures are usually the best choice for high resolution analog-to-digital converters. But when the input is multiplexed from a number of inputs, they cannot be used directly. The memory in the modulator and the decimation filter results in inter-sample interference. To eliminate this, the conversion cycle has to be made long enough for the impulse response of the modulator and decimator to die out before applying the next sample. This results in a substantially lower sampling rate than when the Delta-Sigma ADC is used continuously. Alternatively, the modulator and decimation filter can be reset to realize an incremental delta-sigma modulator. In this case, there is an SNR penalty since the filter has a lower stopband attenuation. We demonstrate memoryless analog-to-digital conversion using Delta-Sigma modulators without resetting the modulator or decimation filters. This is done by constraining the combined signal transfer function for the modulator and a decimation filter to satisfy Nyquist intersymbol interference criterion. This architecture enables memoryless operation over the entire signal bandwidth of the Delta-Sigma modulator which is significantly higher than the bandwidth in incremental architectures in which the modulator is reset. A two-channel ADC with sampling rate of fs/64 per channel is built using a third order 32x oversampled switched-capacitor  modulator. The prototype in 0.18um CMOS occupies 2.1mmsq. At 64MHz sampling rate for the DSM, the standalone modulator consumes 25mW and has a DR/SNRmax/SNDRmax of 85/82/80.3 dB. The sample-and-hold required for multi-channel operation consumes 20 mW. In two-channel mode, with 1 MHz sampling rate per channel, the DR/SNRmax/SNDRmax of 80/76/75 dB. The crosstalk between channels is less than -85 dB. The total power consumption for two channels is 45 mW. 

Biography:

Nagendra Krishnapura obtained his BTech from the Indian Institute of Technology, Madras, India and his PhD from Columbia University, New York. He has worked as an analog design engineer at Celight, Multilink, and Vitesse semiconductor. He has taught analog circuit design courses at Columbia University as an adjunct faculty. He is currently an associate professor at the Indian Institute of Technology, Madras. His interests are analog and RF circuit design and analog signal processing.

Topic:

Memoryless Analog-to-Digital Conversion Using Delta-Sigma Modulators Without Reset

Biography: