Week 3: Session 5: 4 Weeks National Technical Program on RFIC Design
The IEEE Aerospace and Electronic Systems Society (AESS), Hyderabad Section Chapter (AES10 | CH11039) is pleased to announce a 4-Week National-Level Technical Program on "RFIC Design: From Fundamentals to Key Building Blocks”. This lecture is the fifth session of this program.
Date and Time
Location
Hosts
Registration
-
Add Event to Calendar
Loading virtual attendance info...
- Starts 26 January 2026 06:30 PM UTC
- Ends 31 January 2026 11:30 AM UTC
- No Admission Charge
Speakers
Dr. Amit Jha
RFIC Design: From Fundamentals to Key Building Blocks - Session 5
The 4-Week Technical Program (January–February 2026) will provide in-depth coverage of RFIC fundamentals and core RF transceiver building blocks, including LNAs, Mixers, VCOs, PLLs, Power Amplifiers and RF system integration, blending theory with industry-relevant design insights.
Session 5 will cover the following topics:
- Integer-N vs Fractional-N
- Phase Detector, Charge Pump, Loop Filter, Divider
- Phase Noise Transfer Function
- Case Study: Wi-Fi Synthesizer
Biography:
Dr. Amit Jha, Senior Member, IEEE
Distinguished Member of Technical Staff, Black Semiconductor, USA
Formerly with Qualcomm, Nokia, and Renesas
TPC Member – IEEE IMS & IEEE RWW
Media
| Session 5 Poster | Poster of Session 5 | 179.49 KiB |