Distinguished Lecturer Event: Impact of Advanced CMOS Technology on Analog Design by Dr. Alvin Loke

#chapters #cmos #cmos-technology #technology #electronics #DLP #sscs #stem #collaboration
Share

Embrace the technology – the essence of how analog design has adapted and thrived throughout decades of increasingly unfriendly CMOS scaling.  This presentation will cover the impact of advanced CMOS on analog design and examples of the creativity of analog designers to preserve and extend the performance of traditional analog functions. We will finally take a look at technologies on the horizon and suggest how they will impact the future of analog design.

The SSCS Scotland Chapter and KCL Student Branch are excited to welcome you to our distinguished lecturer event featuring the SSCS Global Chapters Chair, Dr Alvin Loke. The talk will be held at (Bush House (SE) 1.06, Strand Campus, King’s College London, Strand, London, WC2R 2LS) Wednesday 9th of September, 2026 9:00 AM - 10:30 AM BST. We look forward to seeing you there!



  Date and Time

  Location

  Hosts

  Registration



  • Add_To_Calendar_icon Add Event to Calendar

Loading virtual attendance info...

  • Bush House (SE) 1.06, Strand Campus
  • King’s College London, Strand
  • London, England
  • United Kingdom WC2R 2LS
  • Building: Bush House (SE)
  • Room Number: 1.06
  • Click here for Map

  • Contact Event Hosts
  • Starts 24 June 2026 11:00 PM UTC
  • Ends 08 September 2026 11:00 PM UTC
  • No Admission Charge


  Speakers

Dr Alvin Loke of Intel

Topic:

Impact of Advanced CMOS Technology on Analog Design

Embrace the technology – the essence of how analog design has adapted and thrived throughout decades of increasingly unfriendly CMOS scaling.  This presentation will cover the impact of advanced CMOS on analog design and examples of the creativity of analog designers to preserve and extend the performance of traditional analog functions. We will finally take a look at technologies on the horizon and suggest how they will impact the future of analog design.

Biography:

Alvin Loke is a Senior Principal Engineer at Intel, San Diego, working on analog design/technology co-optimization for Intel’s gate-all-around CMOS. He has previously worked on CMOS nodes spanning 250nm to 2nm at Agilent, AMD, Qualcomm, TSMC, and NXP. Alvin received a BASc from the University of British Columbia, and an MS and PhD from Stanford. After several years in CMOS process integration, he has since worked on analog/mixed-signal design, focusing on a variety of wireline links, including chiplet IOs, design/model/technology interface, and analog design methodologies. Alvin has been an active IEEE Solid-State Circuits Society (SSCS) volunteer since 2003, having served as AdCom Member, CICC Committee Member, Webinar Chair, Denver and San Diego Chapter Chair, as well as JSSC, SSCL, and Solid-State Circuits Magazine Guest Editor. He currently serves as the VLSI Symposium Program Co-Chair, SSCS Global Chapters Chair, and again as SSCS Distinguished Lecturer.

Address:United Kingdom