Digital IC Verification: From RTL Design to Silicon Validation
The technical session “Digital IC Verification: From RTL Design to Silicon Validation” was organized by the IEEE Computer Society to provide engineering students with practical and industry-oriented insights into digital IC verification and semiconductor hardware design.
The session focused on the complete journey from RTL (Register Transfer Level) design to silicon validation, helping students understand the different stages involved in digital integrated-circuit development and verification. The session provided students with exposure to areas including digital IC design and verification, 5G-automated system designs, hardware security, and AI-based hardware accelerators.
The talk also connected academic concepts with practical applications in the semiconductor and hardware industry, encouraging students to explore careers and research opportunities in digital design, verification, semiconductor engineering, and emerging hardware technologies.
The session covered the following major areas:
- RTL design
- Digital IC verification
- Verification methodologies
- Silicon validation
- Semiconductor and hardware design
- Digital IC design
- Hardware security
- 5G-automated system designs
- AI-based hardware accelerators
- Research and career opportunities in hardware engineering
After attending the session, students:
- Gained an understanding of the digital IC development process.
- Learned about the relationship between RTL design, verification, and silicon validation.
- Developed awareness of semiconductor and hardware design careers.
- Gained exposure to digital IC verification and hardware security.
- Learned about emerging applications of AI in hardware design.
- Received insights into 5G-related automated system designs.
- Became more aware of research opportunities in semiconductor engineering.
- Received practical guidance from an experienced semiconductor and hardware design professional.
Date and Time
Location
Hosts
Registration
-
Add Event to Calendar
Speakers
Dr. Haroon Waris
Digital IC Verification: From RTL Design to Silicon Validation
Biography:
Dr. Haroon Waris is a semiconductor and hardware design expert with 15+ years of experience in research, academia, and student development.
He currently serves as Project Director at NECOP, working in areas including:
- 5G-automated system designs
- Digital IC design and verification
- Hardware security
- AI-based hardware accelerators
He also teaches and supervises research at institutions including NUST, FAST, PIEAS, COMSATS, CASE, and NAMAL.
Address:Pakistan
Agenda
The main objectives of the session were:
- To introduce students to the digital IC verification process.
- To explain the transition from RTL design toward silicon validation.
- To provide practical exposure to semiconductor and hardware design.
- To connect academic concepts with real-world hardware engineering.
- To introduce students to emerging areas such as hardware security and AI-based hardware accelerators.
- To encourage students to explore research and career opportunities in semiconductor and digital IC design.
Media
| WhatsApp_Image_2026-10-03_at_22.10.59 | 884.15 KiB | |
| WhatsApp_Image_2026-10-03_at_22.11.00 | 515.18 KiB | |
| WhatsApp_Image_2026-10-03_at_22.11.01 | 862.96 KiB | |
| WhatsApp_Image_2026-10-03_at_22.12.09 | 325.99 KiB |