Report on XIX Workshop on Semiconductors and Micro & Nano Technology (SEMINATEC 2025)

#Seminatec #2025 #- #Brazil #Semicondutor #material #and #devices #design #techniques #analog #digital #EDA #tools
Share

The Solid-State Society SSCS/IEEE South Brazil Chapter participated in organizing the XIX Workshop on Semiconductors and Micro & Nano Technology (SEMINATEC 2025) on April 10-11, 2025. It was organized by Centro Universitário FEI, Campus São Bernardo do Campo, Brazil with support/funding from the SSCS/IEEE South Brazil chapter, the EDS/IEEE South Brazil chapter, EDS Student Chapter of UNICAMP, EDS Student Chapter of FEI, and the Brazilian Microelectronic Society.

SEMINATEC focuses on promoting interaction among industry, academy, research & development centers, government and students, all looking for real opportunities towards improving education, research, and technology. More than 175 participants, including SSCS members, attended SEMINATEC 2025. Also, simultaneously the event has been accessed through youtube. No fees were drawn.

SEMINATEC’s program included 6 invited speakers Distinguished Lectures (one from SSCS/IEEE and 5 from EDS/IEEE) and 60 regular papers presented in poster format. The DLs were:

1. Distinguished Lecture - Impact of Advanced CMOS Technology on Analog Design - Prof. Alvin Loke, PhD, invited by the USP IEEE/SSCS Chapter (virtual)

2. Distinguished Lecture - On the MOSFET charge control modeling and the Lambert W Function Prof. Adelmo Ortiz-Conde, PhD - Universidad Simon Bolivar, invited by the FEI IEEE/ED Chapter

 3. Distinguished Lecture - FET100 - 100 years of Field Effect Transistors - Prof. João Antonio Martino, PhD, invited by the FEI IEEE/ED Chapter

4. Distinguished Lecture - Cryogenic Operation of Planar and Multigate Fully Depleted SOI MOSFETs - Prof. Marcelo Antonio Pavanello, PhD - invited by the USP IEEE/ED Chapter

 Dr. Alvin Loke participated virtually at the event. Dr. Loke addressed a very interesting talk on the impact of advanced CMOS technology on analog design. He first did an overview of the shrinkage of the MOS devices and staking up vertically. Presented examples of the creativity of analog designers to preserve and extend the performance of traditional analog functions. Finally, he took a look at technologies on the horizon and suggested how they will impact the future of analog design.

The audience expressed interest in his talk by interacting through several questions.

 In year 2025 the Seminatec General Chair was Prof. Rodrigo Trevisoli Doria (FEI, Brazil), and the Program Chair was Prof. Renato Camargo Giacomini (FEI, Brazil).

For more information on this event, please see on link https://fei.edu.br/seminatec_2025/

Also, the proceedings of the Seminatec 2025 are available at https://fei.edu.br/seminatec_2025/Proceedings-Seminatec-2025.pdf ; ISBN 978-65-89048-04-6


  Date and Time

  Location

  Hosts

  Registration


  • Add_To_Calendar_icon Add Event to Calendar

Loading virtual attendance info...

  • FEI Centro Universitário,
  • Campus São Bernardo do Campo
  • São Bernardo do Campo, SP, Sao Paulo
  • Brazil 09850-901
  • Building: Building J
  • Room Number: Auditorium Valentim
  • Contact Event Host
  • Survey: Fill out the survey
  • Starts 06 January 2025 12:00 PM UTC
  • Ends 11 April 2025 06:02 PM UTC
  • No Admission Charge

  Speakers

Alvin Loke of Senior Principal Engineer at Intel

Topic:

Impact of Advanced CMOS Technology on Analog Design

Dr. Alvin Loke participated virtual at the event. Dr. Loke addressed a very interesting talk on the impact of advanced CMOS technology on analog design. He first did an overview of the shrinkage of the MOS devices and staking up vertically. Presented examples of the creativity of analog designers to preserve and extend the performance of traditional analog functions. Finally, he took a look at technologies on the horizon and suggested how they will impact the future of analog design.

The audience expressed interest in his talk by interacting through several questions.

Biography:

Alvin Loke is a Senior Principal Engineer at Intel working on analog design/technology co-optimization of Intel’s Angstrom-era nodes. He received his PhDEE from Stanford and has worked on every CMOS node from 250nm to 1nm. His experience covers CMOS process integration to analog/mixed-signal and wireline design as well as design/model/technology interfacing.  He has previously worked at Agilent Technologies, AMD, Qualcomm, TSMC and most recently NXP Semiconductors.  Since 2003, Alvin has served multiple roles in the IEEE Solid-State Circuits Society including Distinguished Lecturer, AdCom Member,

Guest Editor, and currently Global Chapters Chair.

Email: