C/ID: A Design Methodology for Implementing Nanoscale Analog FET Circuits.

Share

Most of the existing circuit design methodologies are based on iterative methods, which are very time consuming and sometimes far from being optimal. The process of analog circuit design is generally so complex that most designers rely mainly on their own intuition to design and move toward an acceptable design point, which in many cases is based on a long process of trial-and-errors. There are two dominant circuit design methodologies used in academic institutions and industry: (1) Inversion-Coefficient (IC) method, and (2) Gm/IDS (GmID) approach. While IC method is more analytical, GmID require extensive device characterizations in order to create a comprehensive data-base describing device behavior in all modes of operations for different device sizes. Meanwhile, designers need to develop their own optimization scripts to search through all possible design points and select the best fit for their application, as these methodologies are not supported by the common EDA Tools.

In this seminar, an improved design methodology will be introduced, which lies somewhere between the two approaches. Called C/IDS, the proposed design methodology requires prior knowledge on only few technology-dependent parameters, which are very easy to extract. Due to its analytical nature, this approach provides comprehensive design insight, while the flow of design can be automatized easily. Several examples will be provided to show effectiveness of the proposed algorithm for implementing energy and power efficient circuits. A set of data points demonstrating how performance of analog circuits evolve with technology scaling will be provided.  



  Date and Time

  Location

  Hosts

  Registration



  • Date: 03 Jun 2022
  • Time: 04:00 PM to 05:00 PM
  • All times are (UTC-05:00) Eastern Time (US & Canada)
  • Add_To_Calendar_icon Add Event to Calendar

Toronto Section is inviting you to a scheduled Zoom meeting.

Topic: C/ID: A DESIGN METHODOLOGY FOR IMPLEMENTING NANOSCALE ANALOG FET CIRCUITS.
Time: Jun 3, 2022 04:00 PM Eastern Time (US and Canada)

Join Zoom Meeting
https://us02web.zoom.us/j/89199938943?pwd=--OmkQtY-GU84SczF1FMQhLCKmQpfg.1

Meeting ID: 891 9993 8943
Passcode: 561027
One tap mobile
+13462487799,,89199938943#,,,,*561027# US (Houston)
+16465588656,,89199938943#,,,,*561027# US (New York)

Dial by your location
        +1 346 248 7799 US (Houston)
        +1 646 558 8656 US (New York)
        +1 669 900 9128 US (San Jose)
        +1 253 215 8782 US (Tacoma)
        +1 301 715 8592 US (Washington DC)
        +1 312 626 6799 US (Chicago)
Meeting ID: 891 9993 8943
Passcode: 561027
Find your local number: https://us02web.zoom.us/u/kdLGQcMMj4

 

  • Starts 14 May 2022 07:00 AM
  • Ends 03 June 2022 05:00 PM
  • All times are (UTC-05:00) Eastern Time (US & Canada)
  • No Admission Charge


  Speakers

Armin Tajalli Armin Tajalli

Topic:

C/ID: A Design Methodology for Implementing Nanoscale Analog FET Circuits

Biography:

Armin Tajalli received his B.S. from Sharif University of Technology, Tehran, Iran, and the Ph.D. from Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland. He was part of the initiating team and a Senior Analog Architect with Kandou Bus, Lausanne, Switzerland, where he is currently the lead of the R&D Department. Since December 2017, he has joined as an Assistant Professor to the University of Utah, Salt Lake City, USA. He has published more than 90 articles in peer reviewed journals and conferences and holds 40 patents. He has received several awards, including The Best Paper Award in DesignCon (2016), PhD Prime Award at EPFL, Switzerland (2010), and IEEE AMD/CICC Scholarship (2009). He is currently serving as a Technical Program Committee (TPC) Member in IEEE CICC and ESSCIRC, and an Associate Editor of the IEEE Transactions on VLSI Systems.

Address:201 PRESIDENTS CIRCLE, , SALT LAKE CITY, Utah, United States, 84112