2.5D Silicon Photonics Interposer Flip Chip Attach

#photonics #2.5D #interposer #heterogeneous #integration

-- cracking, edge contamination, standoff variation, underfill coverage, optical coupling, post-processing, testing ...

In the field of silicon photonics, advanced packaging integration is key to achieving product performance. Flip chip attach of Silicon Photonics devices poses new challenges and limitations not encountered for flip chip attach and underfill of mainstream silicon devices. The first challenge in 2.5D silicon photonics die integration is its susceptibility to cracking during downstream reflow processing. The second challenge is to keep the edge-coupling waveguide facet of the silicon photonics die uncontaminated after all MCM assembly processes, for optical coupling. The third challenge is the post-reflow flip chip standoff variation and the underfill coverage under the silicon photonics die that affect optical coupling sensitivity between the edge-coupling waveguide and the planar lightwave circuit (PLC). We have successfully demonstrated flip chip attach of silicon photonics optical light engine (OLE) on an organic substrate using both thermocompression bonding and mass reflow processes with custom tooling to achieve defect-free and uniform standoff bonding of Pb-free flip chip bumps. Various underfill control methods were explored to achieve maximum coverage and avoid underfill creeping onto the waveguide facet. Furthermore, we achieved stable optical coupling post-stress testing. More investigation would be necessary to further improve coupling efficiency stability.

  Date and Time




  • Date: 20 Jun 2024
  • Time: 12:00 PM to 01:00 PM
  • All times are (UTC-07:00) Pacific Time (US & Canada)
  • Add_To_Calendar_icon Add Event to Calendar
If you are not a robot, please complete the ReCAPTCHA to display virtual attendance info.
  • Contact Event Hosts
  • Starts 18 May 2024 12:00 AM
  • Ends 20 June 2024 01:00 PM
  • All times are (UTC-07:00) Pacific Time (US & Canada)
  • No Admission Charge


Pushkraj Tumne


Pushkraj Tumne received his B.S. degree in mechanical engineering from the University of Mumbai in 2006. He went on to earn his Master’s degree in 2009 and his Ph.D. in 2012, both in industrial and systems engineering from the State University of New York at Binghamton. He currently serves as the Principal Packaging Engineer at Marvell Semiconductors (formerly Inphi Corporation). With over 11 years of experience in IC package technology development, Pushkraj specializes in researching and integrating complex hybrid MCM packages and 2.5D silicon photonics modules.