Internship on Digital System Design using FPGA

#sscs, #sscskeralachapter, #ieeesscs, #ieeeks, #sscskerala, #solid-state-circuits-society

A 𝗵𝘆𝗯𝗿𝗶𝗱 𝗶𝗻𝘁𝗲𝗿𝗻𝘀𝗵𝗶𝗽 program offers in-depth, hands-on exposure to 𝗱𝗶𝗴𝗶𝘁𝗮𝗹 𝘀𝘆𝘀𝘁𝗲𝗺 𝗱𝗲𝘀𝗶𝗴𝗻 using 𝗙𝗣𝗚𝗔 𝗽𝗹𝗮𝘁𝗳𝗼𝗿𝗺𝘀, 𝗛𝗗𝗟 𝗺𝗼𝗱𝗲𝗹𝗶𝗻𝗴 𝘁𝗼 𝗵𝗮𝗿𝗱𝘄𝗮𝗿𝗲 𝗶𝗺𝗽𝗹𝗲𝗺𝗲𝗻𝘁𝗮𝘁𝗶𝗼𝗻 using 𝗫𝗶𝗹𝗶𝗻𝘅 𝗜𝗦𝗘 𝟭𝟰.𝟳 by 𝗜𝗘𝗘𝗘 𝗦𝗦𝗖𝗦 𝗞𝗘𝗥𝗔𝗟𝗔 𝗖𝗛𝗔𝗣𝗧𝗘𝗥 in collaboration with 𝗜𝗘𝗘𝗘 𝗦𝗦𝗖𝗦 𝗦𝗮𝗶𝗻𝘁𝗴𝗶𝘁𝘀.

𝗣𝗿𝗼𝗴𝗿𝗮𝗺 𝗯𝗲𝗻𝗲𝗳𝗶𝘁𝘀:
•Demonstrate proficiency in Hardware Description Language (Verilog) and the ISE toolchain
•Interface FPGA boards with real-world hardware components
•Design, develop, and deploy end-to-end digital systems on FPGA platforms

🛑 All attendees are requested to bring your laptop

📎𝗚𝗿𝗮𝗯 𝘆𝗼𝘂𝗿 𝘀𝗽𝗼𝘁 𝗻𝗼𝘄:https://forms.gle/rvMWZJwiPfDJA6id9

🔸𝗥𝗲𝗴𝗶𝘀𝘁𝗿𝗮𝘁𝗶𝗼𝗻 𝗙𝗲𝗲: 𝟮𝟬𝟬𝟬/-
"𝘙𝘦𝘨𝘪𝘴𝘵𝘳𝘢𝘵𝘪𝘰𝘯 𝘧𝘦𝘦𝘴 𝘸𝘪𝘭𝘭 𝘣𝘦 𝘳𝘦𝘧𝘶𝘯𝘥𝘦𝘥 𝘦𝘹𝘤𝘭𝘶𝘴𝘪𝘷𝘦𝘭𝘺 𝘵𝘰 𝘚𝘚𝘊𝘚 𝘮𝘦𝘮𝘣𝘦𝘳𝘴 𝘶𝘱𝘰𝘯 𝘤𝘰𝘮𝘱𝘭𝘦𝘵𝘪𝘰𝘯 𝘰𝘧 𝘵𝘩𝘦 𝘦𝘷𝘦𝘯𝘵."

🗓𝗗𝗮𝘁𝗲: 03rd - 21st June 
📍𝗩𝗲𝗻𝘂𝗲:Saintgits College of Engineering, Kottayam

For more about the internship:https://tinyurl.com/mr3aypmt

📞For enquiries: 
Mr.Adithya R Nair
Student Representative 
IEEE SSCS KERALA CHAPTER 9567186915

• Start time: 03 Jun 2025 03:30 AM UTC
• End time: 21 Jun 2025 11:30 AM UTC
• Add Event to Calendar
  iCal
  Google Calendar

• Saintgits College of Engineering, Kottayam
• Kottayam, Kerala
• India

---

• Contact Event Host

• Mr. Adithya R Nair
  Student Representative 
  IEEE SSCS KERALA CHAPTER

  Mobile: 9567186915

• Starts 17 May 2025 06:30 AM UTC
• Ends 27 May 2025 06:30 PM UTC
• No Admission Charge

•