IEEE Day 2025 at USC: Guest Lecture, Chapter Logo Launch, and Celebration

#ieeeday #IEEEDAY2025 #ieee #USC #celebration #network #technology #ieeeusa #computer-society #networking
Share

IEEE Day 2025 • University of South Carolina • Columbia Section — Computer Society Chapter


Celebrate IEEE Day 2025 at the University of South Carolina. We’ll host a USC faculty guest lecture, felicitate the speaker with a copy of our new book, officially launch the new IEEE Computer Society chapter logo, and wrap with cake and networking. 
Date/Time: Tuesday, October 7, 2025, 6:30–8:00 PM (ET)
Location: Swearingen Engineering Center (SWGN) 1A05 — Faculty Lounge, University of South Carolina, Columbia, SC

#IEEEDAY #IEEEDAY2025



  Date and Time

  Location

  Hosts

  Registration



  • Add_To_Calendar_icon Add Event to Calendar
  • SWGN 1A05 Faculty Lounge
  • Columbia, South Carolina
  • United States

  • Contact Event Host
  • Starts 25 September 2025 03:00 AM UTC
  • Ends 07 October 2025 04:00 AM UTC
  • No Admission Charge


  Speakers

Ramtin

Topic:

Accelerating LLMs at the Edge: From Software-Hardware Co-Design to Applications

Abstract: This talk highlights recent research from the iCAS lab at the intersection of machine learning, artificial intelligence, and edge computing. The focus is on how innovations in hardware design and algorithmic optimization can bring advanced AI capabilities to resource-constrained platforms. Featured projects that will be discussed include LLMPi, a framework that applies quantization techniques to enable large language models (LLMs) to run with high throughput and low energy consumption on embedded systems, and PIM-LLM, a hybrid hardware architecture that integrates analog processing-in-memory with digital systolic arrays to accelerate 1-bit LLMs. This line of research aims to make powerful AI models more practical, sustainable, and widely accessible across a broad range of everyday technologies.

Biography:

Dr. Ramtin Zand is the principal investigator of the Intelligent Circuits, Architectures, and Systems (iCAS) Lab at the Computer Science and Engineering (CSE) department of the University of South Carolina (USC). The iCAS Lab collaborates with and is supported by federal agencies like the NSF, AFRL, and ONR, multinational companies such as Intel, AMD, and Juniper Networks, and local startups like Van Robotics. Zand has published over 90 papers and book chapters, earning recognitions including best paper awards from ACM GLSVLSI’18, ACM GLSVLSI’25, IEEE ISVLSI’21IEEE COINS'25, First Place University Demo award at ACM/IEEE DAC'24 and DAC'25, and a featured paper in IEEE Transactions on Emerging Topics in Computing. He has served on the technical program and organizing committees for several international conferences, including DAC, ICCAD, ISVLSI, GLSVLSI, ICONS, and ISCAS. Dr. Zand is also a recipient of the NSF CAREER Award in 2024 and the 2024 Young Investigator Research Award at Molinaroli College of Engineering and Computing.

Address:United States

Sairohith

Topic:

Book Spotlight

Book Title: The AI Cloud Infrastructure Blueprint: Practical Designs and Configurations for Scalable AI

Book preview: covers AI-ready architectures, performance-tuned configs, multi-cloud/hybrid patterns, security/compliance, and hands-on guides to go from concept to production fast.

Biography:

Sairohith Thummarakoti is an engineering leader and the author of The AI Cloud Infrastructure Blueprint. He specializes in building scalable, high-performance, and cost-efficient AI and cloud platforms—spanning multi-cloud architectures, MLOps, and enterprise workflow automation in healthcare. Sairohith chairs the IEEE Computer Society Columbia Section and serves on university advisory boards, mentoring students and bridging academia with industry needs. A frequent speaker and reviewer, he focuses on clear patterns, reference architectures, and hands-on practices that move teams from concept to production quickly and safely.






Agenda

6:30–6:40 PM — Welcome and IEEE Day note
6:40–7:10 PM — Guest lecture
7:10–7:20 PM — Q&A
7:20–7:40 PM — Felicitation and acknowledgments (present a signed copy of the new book to the speaker)
7:40–8:00 PM — Chapter logo launch, cake cutting, and networking



Please register in vTools to receive updates. After publishing, this event will be submitted to the IEEE Day map. For accessibility needs, contact the organizer. Light refreshments provided.
#IEEEDAY #IEEEDAY2025