AI is Accelerating the Shift to Advanced Packaging with PLP and Glass Cores

#AI #advance #packaging #heterogeneous #integration #thermal #management #systems #data-centers #data-driven-modeling #artificial-intelligence, #glass #core #interposer #warpage
Share

 

 

See LOCATION tab for WebEx info


The semiconductor sector continues to expand rapidly, supported by growing needs in AI, automotive electronics, and consumer devices. As the limits of traditional scaling become increasingly evident with both physically and economically, advanced packaging is taking center stage as a critical driver of higher performance, tighter integration, and further miniaturization. In this context, next-generation packaging platforms such as panel-level packaging (PLP) and glass core substrates are emerging as key technologies shaping the industry's future direction.

PLP is gaining industry interest for its potential to reduce manufacturing costs and support ultra-large form-factor package. Nevertheless, its adoption introduces several materials and process challenges, including warpage management, thermal robustness, and process compatibility. To overcome the warpage issue, alternative material like glass core substrate is being explored for its exceptional dimensional stability and favourable electrical characteristics. Despite core cores advantages, the use of glass raises practical concerns in handling, via creation, and integration within existing assembly infrastructures.

This presentation will delve into these evolving technology pathways, examining market motivations, supply-chain considerations, and the broader ecosystem shifts surrounding them. It will outline both the opportunities these solutions present and the technical barriers that must be overcome as advanced packaging moves into its next phase of development.

 



  Date and Time

  Location

  Hosts

  Registration



  • Add_To_Calendar_icon Add Event to Calendar

Loading virtual attendance info...

  • Contact Event Hosts
  • Co-sponsored by Benson Chan
  • Starts 09 February 2026 05:00 AM UTC
  • Ends 26 February 2026 05:00 PM UTC
  • No Admission Charge


  Speakers

YY Tan of Yole Group

Biography:

Yik Yee (YY) Tan Ph.D. is a Principal Technology & Market Analyst, Semiconductor Packaging & Assembly at Yole Group. Dr. Tan holds a Ph.D. in Engineering from Multimedia University (MMU, Malaysia). She has more than 25 years of experience in semiconductor packaging. Based on her technical expertise and market knowledge, she develops technology & market reports and is engaged in dedicated custom projects.

Prior to Yole, Dr. Tan worked as a failure analyst and interconnect champion at Infineon Technologies (Malaysia) and later as an open innovation senior manager at Onsemi (Malaysia).

She published more than 30 papers and hold 4 patents and award winner for IEEE EPS - Regional 10 Contribution Award 2024 and IEEE Malaysia Section – Outstanding Industry Volunteer Award 2024

Address:United States





Agenda

See LOCATION tab for WebEx info