EDS Event: Ferroelectronics for next generation memory and NAND storage technology

#IEEEDay #STEM #SmartCities #memory #interconnect #mobility #otrc #finfet #bsim-mg3d #transistor #mos #nanoelectronics #reliability #integrated
Share

EDS Event: Ferroelectronics for next generation memory and NAND storage technology


The Electron Devices Society Santa Clara Valley/San Francisco joint Chapter is hosting Prof. Asif Khan. The title of the lecture is ‘Ferroelectronics for next generation memory and NAND storage technology’

When/Where: 19th Jan, 2024, 12 noon. Hybrid event (Venue: Atherton Room, Plug and Play Tech Center, 440 N Wolfe Rd, Sunnyvale, CA 94085)

Note: MUST RSVP to attend in-person

Registration: Link

If you face an issue with vtools registration send an email to hiuyung.wong at ieee.org to get the zoom link and indicate whether you are an IEEE member, IEEE EDS member, IEEE Student member

Contact: hiuyung.wong at ieee.org

Speaker: Prof. Asif Khan

Abstract:

The rise of artificial intelligent (AI)-driven marvels hinges on the unrelenting advances in digital memory and storage solutions. The exponential trajectory of improvements of dynamic random-access memory (DRAM) and NAND flash, which are the mainstays of main memory and storage, respectively, is however facing formidable challenges at the technology level.

In this talk, we will discuss the potential of the emerging ferroelectric technologies to upend the DRAM and NAND landscapes [1-3]. We will highlight how ferroelectrics can enable the transition from 2-D to 3-D in DRAM technology and facilitate vertical scaling in NAND technology to achieve the 1000-layer milestone and beyond. We will also explore how ferroelectric devices can contribute to embedded and storage class memory technologies and examine the challenges they face.

[1] Asif Islam Khan, Ali Keshavarzi, and Suman Datta. “The future of ferroelectric field-effect transistor technology.” Nature Electronics 3.10 (2020): 588-597.

[2] Dipjyoti Das, Asif Khan et al. “Experimental Demonstration and Modeling of a Ferroelectric Gate Stack with a Tunnel Dielectric Insert for NAND Applications.” Proceedings of the 2023 IEEE International Electron Devices Meeting (IEDM).

[3] Nirmal Ramaswamy et al. “NVDRAM: A 32Gb Dual Layer 3D Stacked Non-volatile Ferroelectric Memory with Near-DRAM Performance for Demanding AI Workloads.” Proceedings of the 2023 IEEE International Electron Devices Meeting (IEDM).

Speaker Bio:

Asif Khan is an Associate Professor in the School of Electrical and Computer Engineering with a courtesy appointment in the School of Materials Science and Engineering at Georgia Institute of Technology. Dr. Khan’s research focuses on ferroelectric materials and devices to address the challenges faced by the semiconductor technology due to the end of transistor miniaturization. His work led to the first experimental proof-of-concept demonstration of the ferroelecric negative capacitance, which can reduce the power dissipation in transistors. His recent interest is understanding and demonstrating the fundamental limits of memory technologies concerning their scalability, density, capacity, performance, and reliability. His group publishes research on topics that include both logic and memory technologies, as well as artificial intelligence and neuromorphic hardware.  Dr Khan’s notable awards include the DARPA Young Faculty Award (2021), the NSF CAREER award (2021), the Intel Rising Star award (2020), the Qualcomm Innovation Fellowship (2012), TSMC Outstanding Student Research Award (2011) and University Gold Medal from Bangladesh University of Engineering and Technology (2011). Dr. Khan received the Class of 1934 CIOS Honor Roll award for excellence in teaching a graduate course on Quantum Computing Devices and Hardware in Fall 2020. He is presently serving as an editor at IEEE Electron Device Letters. In the past, he has also worked as an associate editor for IEEE Access, and as a technical program committee member for various conferences including IEEE International Electron Devices Meeting (IEDM) and Design Automation Conference (DAC), among others.

======================================================================



  Date and Time

  Location

  Hosts

  Registration



  • Date: 19 Jan 2024
  • Time: 12:00 PM to 01:00 PM
  • All times are (UTC-08:00) Pacific Time (US & Canada)
  • Add_To_Calendar_icon Add Event to Calendar
If you are not a robot, please complete the ReCAPTCHA to display virtual attendance info.
  • 440 N Wolfe Rd
  • Sunnyvale, California
  • United States
  • Building: Plug and Play Tech Center
  • Room Number: Atherton Room

  • Contact Event Host
  • Starts 04 January 2024 12:00 AM
  • Ends 19 January 2024 11:00 AM
  • All times are (UTC-08:00) Pacific Time (US & Canada)
  • No Admission Charge


  Speakers

Prof. Asif Khan of School of Electrical and Computer Engineering and of Materials Science and Engineering Georgia Institute of Technology

Topic:

Ferroelectronics for next generation memory and NAND storage technology

The rise of artificial intelligent (AI)-driven marvels hinges on the unrelenting advances in digital memory and storage solutions. The exponential trajectory of improvements of dynamic random-access memory (DRAM) and NAND flash, which are the mainstays of main memory and storage, respectively, is however facing formidable challenges at the technology level.

In this talk, we will discuss the potential of the emerging ferroelectric technologies to upend the DRAM and NAND landscapes [1-3]. We will highlight how ferroelectrics can enable the transition from 2-D to 3-D in DRAM technology and facilitate vertical scaling in NAND technology to achieve the 1000-layer milestone and beyond. We will also explore how ferroelectric devices can contribute to embedded and storage class memory technologies and examine the challenges they face.

[1] Asif Islam Khan, Ali Keshavarzi, and Suman Datta. “The future of ferroelectric field-effect transistor technology.” Nature Electronics 3.10 (2020): 588-597.

[2] Dipjyoti Das, Asif Khan et al. “Experimental Demonstration and Modeling of a Ferroelectric Gate Stack with a Tunnel Dielectric Insert for NAND Applications.” Proceedings of the 2023 IEEE International Electron Devices Meeting (IEDM).

[3] Nirmal Ramaswamy et al. “NVDRAM: A 32Gb Dual Layer 3D Stacked Non-volatile Ferroelectric Memory with Near-DRAM Performance for Demanding AI Workloads.” Proceedings of the 2023 IEEE International Electron Devices Meeting (IEDM).

Biography:

Dr. Singh is an experimental physicist with research focused on quantum thermal effects and quantum computing. She graduated from the Indian Institute of Technology with an M. S. in Physics in 2006 and received a Ph. D. in Physics from the Pennsylvania State University in 2012. Her Ph. D. thesis was focused on quantum transport in nanowires. She went on to work at Sandia National Laboratories on Quantum Computing as a post-doctoral scholar. She is currently an Associate Professor in the Department of Physics at the Colorado School of Mines. At Mines, her research projects include measurements of spin-orbit coupling in novel materials and thermal effects in superconducting hybrids. She recently received the NSF CAREER award to pursue research in phonon interactions with spin qubits in silicon quantum dots.





Agenda

The Electron Devices Society Santa Clara Valley/San Francisco joint Chapter is hosting Prof. Asif Khan. The title of the lecture is ‘Ferroelectronics for next generation memory and NAND storage technology’

When/Where: 19th Jan, 2024, 12 noon. Hybrid event (Venue: Atherton Room, Plug and Play Tech Center, 440 N Wolfe Rd, Sunnyvale, CA 94085)

Note: MUST RSVP to attend in-person

Registration: Link

If you face an issue with vtools registration send an email to hiuyung.wong at ieee.org to get the zoom link and indicate whether you are an IEEE member, IEEE EDS member, IEEE Student member

Contact: hiuyung.wong at ieee.org

Speaker: Prof. Asif Khan

Abstract:

The rise of artificial intelligent (AI)-driven marvels hinges on the unrelenting advances in digital memory and storage solutions. The exponential trajectory of improvements of dynamic random-access memory (DRAM) and NAND flash, which are the mainstays of main memory and storage, respectively, is however facing formidable challenges at the technology level.

In this talk, we will discuss the potential of the emerging ferroelectric technologies to upend the DRAM and NAND landscapes [1-3]. We will highlight how ferroelectrics can enable the transition from 2-D to 3-D in DRAM technology and facilitate vertical scaling in NAND technology to achieve the 1000-layer milestone and beyond. We will also explore how ferroelectric devices can contribute to embedded and storage class memory technologies and examine the challenges they face.

[1] Asif Islam Khan, Ali Keshavarzi, and Suman Datta. “The future of ferroelectric field-effect transistor technology.” Nature Electronics 3.10 (2020): 588-597.

[2] Dipjyoti Das, Asif Khan et al. “Experimental Demonstration and Modeling of a Ferroelectric Gate Stack with a Tunnel Dielectric Insert for NAND Applications.” Proceedings of the 2023 IEEE International Electron Devices Meeting (IEDM).

[3] Nirmal Ramaswamy et al. “NVDRAM: A 32Gb Dual Layer 3D Stacked Non-volatile Ferroelectric Memory with Near-DRAM Performance for Demanding AI Workloads.” Proceedings of the 2023 IEEE International Electron Devices Meeting (IEDM).

Speaker Bio:

Asif Khan is an Associate Professor in the School of Electrical and Computer Engineering with a courtesy appointment in the School of Materials Science and Engineering at Georgia Institute of Technology. Dr. Khan’s research focuses on ferroelectric materials and devices to address the challenges faced by the semiconductor technology due to the end of transistor miniaturization. His work led to the first experimental proof-of-concept demonstration of the ferroelecric negative capacitance, which can reduce the power dissipation in transistors. His recent interest is understanding and demonstrating the fundamental limits of memory technologies concerning their scalability, density, capacity, performance, and reliability. His group publishes research on topics that include both logic and memory technologies, as well as artificial intelligence and neuromorphic hardware.  Dr Khan’s notable awards include the DARPA Young Faculty Award (2021), the NSF CAREER award (2021), the Intel Rising Star award (2020), the Qualcomm Innovation Fellowship (2012), TSMC Outstanding Student Research Award (2011) and University Gold Medal from Bangladesh University of Engineering and Technology (2011). Dr. Khan received the Class of 1934 CIOS Honor Roll award for excellence in teaching a graduate course on Quantum Computing Devices and Hardware in Fall 2020. He is presently serving as an editor at IEEE Electron Device Letters. In the past, he has also worked as an associate editor for IEEE Access, and as a technical program committee member for various conferences including IEEE International Electron Devices Meeting (IEDM) and Design Automation Conference (DAC), among others.

======================================================================



Subscribe or Invite your friends to sign up for our mailing list and get to hear about exciting electron-device relevant talks. We promise no spam and try to minimize email. You can unsubscribe easily.
http://site.ieee.org/scv-eds/subscribe/